summaryrefslogtreecommitdiff
path: root/graphics/circuit_macros/doc/Tline.m4
blob: eed6106c0741c766940c17c7eebd1252a7930e44 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
.PS
# `Tline.m4'
cct_init
hgt = elen_*1.5
ewd = dimen_*0.9
define(`sresistor',`resistor(right_ ewd); llabel(,r)')
define(`sinductor',`inductor(right_ ewd,W); llabel(,L)')
define(`tsection',`sinductor
  { dot; line down_ hgt*0.25; dot
    parallel_(`resistor(down_ hgt*0.5); rlabel(,R)',
              `capacitor(down_ hgt*0.5); rlabel(,C)')
    dot; line down_ hgt*0.25; dot }
  sresistor ')

SW: Here
  gap(up_ hgt)
  sresistor
  for i=1 to 4 do { tsection }
  line dotted right_ dimen_/2
  tsection
  gap(down_ hgt)
  line to SW
.PE