blob: 06e740fb613b9538b5a45e8e5e3a54fdc372d61a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
%-------------------------------cut here----------------------------------
% milstd.tex
%
% Special characters for logic diagrams (as in MIL-STD 806)
%
\newfont{\milstd}{milstd}
%
\def\BusWidth{{\milstd\char0}} % '/' for bus width notation
\def\ANDr{{\milstd\char1}} % AND gate facing right
\def\ANDd{{\milstd\char2}} % down
\def\ANDl{{\milstd\char3}} % left
\def\ANDu{{\milstd\char4}} % up
\def\NANDr{{\milstd\char5}} % NAND gate facing right
\def\NANDd{{\milstd\char6}}
\def\NANDl{{\milstd\char7}}
\def\NANDu{{\milstd\char8}}
\def\ORr{{\milstd\char9}} % OR gate facing right
\def\ORd{{\milstd\char10}}
\def\ORl{{\milstd\char11}}
\def\ORu{{\milstd\char12}}
\def\NORr{{\milstd\char13}} % NOR gate facing right
\def\NORd{{\milstd\char14}}
\def\NORl{{\milstd\char15}}
\def\NORu{{\milstd\char16}}
\def\BUFr{{\milstd\char17}} % Buffer facing right
\def\BUFd{{\milstd\char18}}
\def\BUFl{{\milstd\char19}}
\def\BUFu{{\milstd\char20}}
\def\INVr{{\milstd\char21}} % Inverter facing right
\def\INVd{{\milstd\char22}}
\def\INVl{{\milstd\char23}}
\def\INVu{{\milstd\char24}}
|
